FORM PTO-1449	U.S. DEPARTMENT OF COM

SHEET 1 OF 1 MERCE ATTY. DOCKET NO. APPLICATION NO. PATENT AND TRADEMARK OFFICE ARC.005A 09/523,877 INFORMATION DISCLOSURE STATEMENT RECEIVED BY APPLICANT DEC 1 9 2000 **APPLICANT** Peter Warnes, et al. (USE SEVERAL SHEETS IF NECESSARY) GROUP FILING DATE

March 13, 2000 2784 & TRADEN Technology Center 2100 **U.S. PATENT DOCUMENTS** CLASS SUBCLASS DATE NAME **FILING DATE EXAMINER** DOCUMENT NUMBER (IF APPROPRIATE) INITIAL 5,724,566 03/03/98 Swoboda 024 **FOREIGN PATENT DOCUMENTS** CLASS SUBCLASS **TRANSLATION** DATE COUNTRY DOCUMENT NUMBER **EXAMINER** INITIAL YES NO EPO Feb. 1990 2 0355069 A DJH. EPO 0476628 A March 1992 3 1)21}

EXAMINER INITIAL		OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)					
07H	4	Piyush Patel, et al., "Architectural Features of the i860™ - Microprocessor RISC Core and On-Chip Caches," Proceedings of the International Conference on Computer Design: VLSI In Computers and Processors (1989), pp. 385-390					

EXAMINER '	Daniel	1. Thurim	DATE CONSIDERED	12-9-02
		<del></del>		

\*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

	<u> </u>		SHEET 1 OF
FORM PTO-1449	U.S. DEPARTMENT OF COMMERCE	ATTY. DOCKET NO.	APPLICATION NO.
	PATENT AND TRADEWARK OFFICE	ARC.005A	09/523,877
INFORMATION	DISCLOSURE STATEMENT		RECEIVED
PE vo	Y APPLICANT	APPLICANT	TOTIVED
		Peter Warnes, et al.	JUN 2 7 2001
100 YUSE SEVERA	L SHEETS IF NECESSARY)	FILING DATE	GROUP
W 2 5		March 13, 2000	Technology Center 2100
			03 Contai 2100
TA TRADE	•	U.S. PATENT DOCUMENTS	
	INFORMATION B	PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT  BY APPLICANT  SEVERAL SHEETS IF NECESSARY)	PATENT AND TRADEMARK OFFICE  ARC.005A  INFORMATION DISCLOSURE STATEMENT BY APPLICANT Peter Warnes, et al.  FILING DATE March 13, 2000

TAT & TRADENTS		•		U.S. PATENT DOCUMENTS			7.5
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
HEO	5	5,491,640	02/13/96	Sharma, et al.			
02/	6	5,493,508	02/20/96	Dangelo, et al.			
HTO	7	5,502,661	03/26/96	Wolfgang Glunz			
07H	8	5,537,580	07/16/96	Giomi-et al.			
0714	9	5,544,067	08/06/96	Rostoker, et al.			
024	10	5,555,201	09/10/96	Dangelo, et al.			***
OTH	11	5,801,958	09/01/98	Dangelo, et al.			
1021	12	5,812,416	09/22/98	Gupte, et al.			
HTO	13	5,841,663	11/24/98	Sharma, et al.			
071+	14	5,854,930	12/29/98	McLain, et al.			
0214	15	5,898,595	04/27/99	Bair, et al.			
0 <i>5</i> 01	16	6,026,219	02/15/00	Miller, et al.			
024	17	6,110,223	08/29/00	Southgate, et al.			

	FOREIGN PATENT DOCUMENTS							
EXAMINER		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
INITIAL				·			YES	NO
02H	18	WO 97 13209 A	April 1997	WIPO				

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)					
HTO	19	Elms, A., "Tuning a Customisable RISC Core for DSP," Electronic Product Design, Sept. 1997, Vol. 18, No. 9, pages 19-20, 22, XP000909039				
0714		Berekovic, Mladen, et al., "A Core Generator for Fully Synthesizable and Highly Parameterizable RISC-Cores for System-On-Chip Designs, 1998 IEEE Workshop on Signal Processing Systems, Pages 561-568, XP-002137267				
0214		Yang, Jin-Hyuk, et al., *MetaC ore: A Configurable & Instruction-Level Extensible DSP Core, * Proceedings of the ASP-DAC '98 Asian and South Pacific Design Automation Conference 1998, pages 325-326, XP -002137268				

	EXAMINER INITIAL		OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)
	HTQ	22	Application Serial No. 09/418,663 entitled "Method and Apparatus for Managing the Configuration and Functionality of a Semiconductor Design," filed October 14, 1999 — Attorney Docket No. ARC.001A
,	021t		Application Serial No. 09/523,871 entitled "Method and Apparatus for Jump Control in a Pipelined Processor," filed March 13, 2000 – Attorney Docket No. ARC.006A
}	470	24	Application Serial No. 09/524,179 entitled "Method and Apparatus for Processor Pipeline Segmentation and Re-Assembly," filed March 13, 2000 – Attorney Docket No. ARC.007A
	Dont	25	Application Serial No. 09/524,178 entitled "Method and Apparatus for Loose Register Encoding Within a Pipelined Processor," filed March 13, 2000 – Attorney Docket No. ARC.008A

EXAMINER	David !	- Human	DATE CONSIDERED	17-9-02
		TION CONSIDERED, WHETHER OR NOT CITATION IS T CONSIDERED, INCLUDE COPY OF THIS FORM WIT		TH MPEP 609; DRAW LINE THROUGH CITATION IF NOT N TO APPLICANT.

RECEIVED

JUN 2 7 2001

Technology Center 2100